Abstract-This paper presents a comprehensive analysis of a current-mode-logic frequency divider (CML FD) and the theoretical locking range of CML FD. The locking range of the CML divider is proportional to the injection ratio. By adding a resistive load, the locking range of the CML divider is not limited by the Q value of the LC resonant circuit. The minimum input power to drive the divider is achieved when the output frequency is equal to the self-oscillation frequency. To verify the properties of wideband and multi-phase outputs, the ÷4 octet-phase frequency divider based on a two-stage CML FD was implemented using a 0.18 µm CMOS process. It has a locking range of 1 GHz to 8 GHz with a 12.6 mW dc power consumption, and the phase deviation between the octet output signals is less than 4.7 • . With an ultra-wide frequency bandwidth and accurate octet outputs, the proposed divider is suitable for multi-phase generator applications.
INTRODUCTION
The implement of a subharmonic mixer (SHM) in the direct-conversion receiver was proposed to solve dc-offset problem [1] . The frequency of local oscillator (LO) is one-half or quarter of the RF frequency so that the self-mixing phenomenon can be effectively regenerated [2] . A common approach to generate the multi-phase LO signal is using a multi-phase generator connected with the phase-locked-loopbased (PLL) frequency synthesizer. To generate multi-phase local-oscillator (LO) signals, a multiphase generator is usually connected with a phase-locked loop (PLL). A common way to develop a multi-phase generator is connecting a quadrature frequency divider (QFD) with a differential voltagecontrolled oscillator (VCO). The QFD can offer accurate quadrature signals and also isolate the mixer's input impedance to reduce the VCO's tuning range [3] . With these advantages, the QFD is suitable for multi-phase generation.
The QFD usually requires wide operating bandwidth to ensure robust tracking with the VCO, so the current-mode-logic (CML) FD [4] with wider bandwidth and quadrature outputs is preferred. The operation principle of the ÷2 CML FD has been investigated in previous studies [5, 6] . However, the locking range of the CML FD with resistive load has not been developed thoroughly. In this paper, the locking range of the CML FD in a mathematical form is analyzed. A ÷4 octet FD based on a two-stage CML dividers is also designed to verify the properties of wideband and multi-phase outputs. This ÷4 FD has been shown to achieve a wide locking range of 1 GHz to 8 GHz at −6 dBm injection power, and the phase deviation between octet output signals is less than 4.7 • .
DESIGN OF A DIVIDE-BY-4 OCTET FREQUENCY DIVIDER
When a CML ring oscillator is injected by sufficient signals with differential phases, the output frequency of the ring oscillator is precisely locked at half of the injection frequency. Using the generalized Adler's equations for large differential injections, a necessary phase condition can be obtained to operate properly for the CML FD. The derived theoretical locking range of the divider is found to be wider than those of other injection-locked frequency dividers (ILFDs). The injection ratio η is defined as I inj /I D . By calculating, the minimum required injection current and locking range of the CML FD can be obtained as
Δω out ω osc ≤ 2
ω osc is the self-oscillation frequency, and ω out is the output frequency.
Comparison of the calculated locking range of the CML FD using Eq. (1) with circuit simulation from ADS is shown in Fig. 2(a) . The proposed CML FD in ADS simulation is under the selected bias and load conditions. The bias dc current I D is fixed at 1.4 mA, and the resistive load R is 460 Ω. The selfoscillation frequency (SOF) of the CML FD is simulated at 5 GHz, and the simulated output frequency range is from 0.4 GHz to 10 GHz with the corresponding injection ratio 1.3 and 0.6, respectively. By substituting SOF of 5 GHz and different values of the injection ratio into Eq. (1), the calculated output frequency range of the CML FD can be obtained. As shown in Fig. 2(a) , the calculated locking range matches well with the simulated one. The deviation is mostly at the last half of the graph, and the error at 10 GHz is approximately 15% due to additional parasitic components which are not included in the model of the CML FD. According to the calculated results, Δω out /ω osc approaches 1 when the injection ration is 0.5, which means that the CML FD can provide a quite large locking range while applying a sufficient input signal. Moreover, the locking range is proportional to the injection ratio and can be enhanced by increasing the injection current under a fixed bias current. The discrepancy between the simulation and calculation becomes obvious at large injection ratio because the divider's nonlinearity is not considered in the behavioral model. Moreover, due to its wide locking range and the quadrature outputs by using the derived model, the CML FD can be used for the ÷4 octet FD.
The schematic of the ÷4 octet FD is shown in Fig. 3(a) 
IMPLEMENTATION AND EXPERIMENTAL RESULTS
The proposed ÷4 Octave FD was fabricated with 0.18 µm 1P6M CMOS technology. The chip micrograph is shown in Fig. 3(b) , and the size is 0.78 × 0.79 mm 2 . With a 1.8 V dc supply voltage, the ÷4 Octave FD consumes 12.6 mW dc power, including 10.1 and 2.5 mW for the first-and the second-stage CML FDs. Process voltage temperature (PVT) influence is tiny. As shown in Fig. 4(a) , the measured locking range of the ÷4 octet FD is 1 GHz to 8 GHz at an input power of −6 dBm, and the minimum input power of −35 dBm is at 7 GHz. When the input power is decreased to −10 dBm, the locking range still covers 4.3 GHz from 3.6-7.9 GHz. Fig. 4(b) illustrates the measured output power of V 01 , V 02 , V 03 and V 04 as a function of input frequency. The output powers are all greater than −16 dBm over the entire input frequency range, and the peak value of the output power is at 4 GHz. The maximum power difference of V o1 to V o2 and V o3 to V o4 is 1.1 dB and 2.8 dB, respectively. According to Fig. 5(a) , the output signals V o1 to V o4 are locked at 0.4 GHz when the input frequency is 1.6 GHz, and the output powers are all larger than −12.53 dBm. Fig. 5(b) presents that the output signal is 2 GHz when the divider is locked at the input frequency of 8 GHz. In this state, the output powers are larger than −17.23 dBm. 3 • , respectively. The phase error is primarily caused by connectors, cables and mismatch of the on-chip devices, and the output waveforms are asymmetric. However, the main reason is that the buffer circuits suffer from the process variation and device mismatch.
The comparisons of the proposed ÷4 octet FD with state-of-art published FDs are summarized in Table 2 . The figure-of-merit (FOM) to evaluate an FD is defined in Eq. (3). Compared with other CMOS FDs, the proposed FD has a high division ratio, low input power, and an excellent locking range. The octet-phase outputs are also achieved. Therefore, the proposed divider obtains an outstanding FOM value. 
CONCLUSION
In this paper, a ÷4 octet FD based on a two-stage CML FDs with a 0.18 µm CMOS technology is implemented. The locking range is not limited by the Q value of the LC resonant circuit. The calculations of the designed CML FD agree well with the circuit's simulation results. With the advantages of ultra-wide locking range and accurate octet output phases, the proposed ÷4 FD is suitable for application to SIMO and MIMO microwave systems. Two sinusoidal input signals with inversed phases are applied, V in (t) = A i (t) exp(jθ inj (t)) and
The divider creates two output voltages, V 1 (t) = A 1 (t) exp(jθ 1 (t)) and V 2 (t) = A 2 (t) exp(jθ 2 (t)). Superposing the injection currents and bias currents, the tail currents can be expressed as, I inj exp(jθ inj (t)) + I D and I inj exp(j(θ inj (t) + π)) + I D . θ inj , θ 1 , and θ 2 represent the angular frequency of the corresponding signals.
The currents I a1 and I b1 at the output of the first-stage circuit of the CML FD can be denoted as,
All higher harmonics in I a1 and I b1 will be significantly attenuated because of filtering in the RC circuit, so Eqs. (A1) and (A2) can be approximated as,
Combining Eqs. (A3) and (A4), the total current renter RC circuit at node 1 can be derived as,
The output current of the second-stage circuit of the CML FD is,
The total current entering RC circuit at node 2 is,
Using Kirchhoff's current law (KCL) at output nodes of V 1 and V 2 can be expressed as, 
The real parts derived from Eqs. (9) and (10) 
